Spyke
riscv·RiscVbycm0002

Condor’s Cuzco RISC-V Core at Hot Chips 2025

Condor Computing, a subsidiary of Andes Technology that creates licensable RISC-V cores, has a business model with parallels to Arm (the company) and SiFive. Andes formed Condor in 2023, so Condor is a relatively young player on the RISC-V scene. However, Andes does have RISC-V design experience prior to Condor’s formation with a few RISC-V cores under their belt from years past.

Condor is presenting their Cuzco core at Hot Chips 2025. This core is a heavyweight within the RISC-V scene, with wide out-of-order execution and a modern branch predictor and some new time based tricks. It’s in the same segment as high performance RISC-V designs like SiFive’s P870 and Veyron’s V1. Like those cores, Cuzco should stand head and shoulders above currently in-silicon RISC-V cores like Alibaba T-HEAD’s C910 and SiFive’s P550.

Besides being a wide out-of-order design, Cuzco uses mostly static scheduling in the backend to save power and reduce complexity. Condor calls this a “time-based” scheduling scheme. I’ll cover more on this later, but it’s important to note that this is purely an implementation detail. It doesn’t require ISA modifications or special treatment from the compiler for optimal performance.

Condor’s Cuzco RISC-V Core at Hot Chips 2025https://chipsandcheese.com/p/condors-cuzco-risc-v-core-at-hotOpen linkView original on lemmy.world
riscv·RiscVbycm0002

Debian GNU/Linux 13 "trixie" released with official support for RISC-V

This release for the first time officially supports the riscv64 architecture, allowing users to run Debian on 64-bit RISC-V hardware and benefit from all Debian 13 features.

The Wiki provides more details about riscv64 support in Debian.

Downloads:

https://www.debian.org/News/2025/20250809Open linkView original on lemmy.world